View MIC95410YFL_8888595.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mic 95410 6.6m? r ds(on) , 7a, 5.5v v in load switch in 1.2 mm 2.0 mm qfn p ackage micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1 (408) 944 - 0800 ? fax + 1 (408) 474 - 1000 ? http://www.micrel.com october 30, 20 14 revision 1.0 general description the mic95410 is a high - side load switch for computing and ultra - dense embedded computing boards where high - current low - voltage rails from sub - 1v to 5.5v have to be sectioned. the integrated 6.6m ? r ds(on) n - channel mosfet ensures low voltage drop and low power dissipation while delivering up to 7a of load current. the mic95410 is internally powered by a separated bias voltage from 2.7v to 9v . it includes a ttl - logic l evel to gate a voltage translator driving a charge pump, and an output discharge function when disabled. the off - state current from bias supply (vs) and the power switch off - state leakage current (i off ) are both below 1 a. the mic95410 provides user - adjust able slew - rate - controlled turn - on to limit the inrush current to the input supply voltage. the mic95410 is available in a thermally efficient, space - saving 10 - pin 1.2mm x 2.0mm qfn package with 0.5mm pin pitch and an operating junction temperature range fr om ? 40 c to +125 c. datasheets and support documentation are available on micrel?s web site at : www.micrel.com . features ? ultra - low r ds(on) : 6.6m? typical ? true 7a current capability ? power rail switching from sub - 1v to 5.5v ? bias voltage form 2.7v to 9v ? 1a off - state bias supply current ? 1a off - state power switch leakage current ? adjustable slew rate for inrush current limiting by external capacitor ? load discharge ? ttl - compatible control input ? 10- pin 1.2mm 2.0mm qfn pa ckage, 0.5mm pin pitch ? ? 40 c to +125 c junction temperature range applications ? embedded computing boards ? servers ? data storage equipment typical application mic95410 load switch
micrel, inc. mic95410 october 30, 20 14 2 revision 1.0 ordering information part number ( 1 ) marking junction temperature range package ( 1 ) lead finish mic 95410yfl 9541 ? 40c to +125 c 10- pin 1.2mm 2.0mm qfn pb - free note: 1. qfn is a green, rohs - compliant package . lead finish is matte tin. mold compound is halogen free. pin configuration 10- pin 1.2mm 2.0mm qfn (fl) (top view) pin description pin number pin name pin function 1 nc not internally connected. it is recommended to connect pin 1 to in such that the width of the input trace can be maximized in the layout. 2, 3, e1 in power switch input (up to 5.5v) . 4 gnd driver ground and discharge return . 5 vs bias supply inpu t (2.7v to 9v). bypass with 4.7 f ceramic capacitor to gnd . 6, 7, 8, e2 out power switch output . 9 gc gate c onnection of power fet. add a ceramic capacitor from gc to ground gnd for slew rate control. 10 ctl control i nput. ttl compatible. lo gic high enables the power switch. a logic low disables the power switch and discharges out.
micrel, inc. mic95410 october 30, 20 14 3 revision 1.0 absolute maximum ratings ( 2 ) in, out to gnd .............................................. ? 0.3v to + 6 v in to out ........................................................ ? 0 .3v to +6v in to gc ......................................................................... +6v vs to gnd . ................................................... ? 0 .6v to +10v ctl to gnd ........................................................ 0.6v to v vs lead temperature (soldering, 10s) ............................ 260c storage temperature (t s ) ......................... ? 65c to +15 0c esd rating ( 4) human body model .............................................. 1.5 kv machine model ...................................................... 150v operating ratings ( 3 ) input voltage (v in ) ....................................................... +5.5v bias voltage (v vs ) ........................................... +2.7v to +9v gate connection voltage (v gc ) .......................... 0v to +11v o n - state current (i in ) ........................................................ 7a junction temperature (t j ) ........................ ? 40c to + 125 c junction thermal resist ance (5) 10- pin 1.2mm 2mm qfn ( ja ) ........................ 60c/w electrical characteristics ( 6 ) v vs = v in = v ctl = 5v, c vs = 4.7f, c in = 1f, c out = 100nf, r load = 50? unless otherwise specified (see typical application schematic ). typical values at t a = 25 c; bold indicates values/limits over -40 c < t j < +125 c . symbol parameter condition min . typ . max . units i s supply c urrent v vs = 3.3v, v ctl = 0v v vs = 3.3v, v ctl = 3.3v , in = open, out = open v vs = 3.3v, v ctl = 3.3v , in = open, out = o pen, t a = t j = 25c 0. 1 70 1 140 90 a a a v vs = 5v, v ctl = 0v v vs = 5v, v ctl = 5v , in = open, out = open v vs = 5v, v ctl = 5v , in = open, out = open, t a = t j = 25c 0 .1 150 1 300 200 a a a v ctl control i nput voltage 2.7v v vs 9v, logic -0 2.7v v vs 5v, logic -1 5v < v vs 9v, logic -1 0 2.0 2.4 0.8 v vs v vs v v v i ctl control input current 2.7v v vs 9v 0.01 1 a c ctl control input capacitance 5 pf r on switch on - resistance v vs = 2.7v, v in = 1v , i in = i out = 4a 6.6 9.9 m? v vs = 3.3v, v in = 3.3v , i in = i out = 4a 6.6 9.9 m? v vs = 5v, v in = 5v , i in = i out = 4a 6.6 9.9 m? i off switch input leakage c urrent v vs = 5v, v in = 5.5v, v ctl = 0v 0.02 1 a i gc gate charge c urrent v gc = 4.0v, r load = v gc = 0.5v, r load = 27 630 a a t on turn - on t ime ( 7 ) c gc = 10nf, v in = 5v c gc = 100nf, v in = 1v 1.1 0.4 2.0 1.0 ms ms
micrel, inc. mic95410 october 30, 20 14 4 revision 1.0 electrical characteristics (6) (continued) t off turn -o ff t ime ( 8 ) c gc = 10nf, v in = 5v, c 3 = 0f c gc = 100nf, v in = 1v, c 3 = 0f 3 0 1 50 6 0 300 s s r d discharge r esistance v out = 5v, r load = v out = 4v, r load = v out = 2.5v, r load = 2.3 2.0 1.7 k? k? k? v d discharge diode f orward d rop (v out -v cg ) v ctl = 0v, i out = -10a 0.5 0.75 v notes: 2. exceeding the absolute maximum ratings may damage the device. 3. the device is not guaranteed to function outside its operating ratings. 4. devices are esd sensitive. handling precautions are recommended. human body model, 1.5k ? in series with 100pf. 5. junction - to - ambient thermal resistance ja is measured using the evaluation board as described in section pcb layout recommendations . 6. specification for packaged product only. 7. the turn - on time is defined as the time it takes from asserting ctl to v out reaching 90% of v in (rising). 8. the turn - off time is defi ned as the time it takes from the falling edge of ctl to v out reaching 90% of v in (falling).
micrel, inc. mic95410 october 30, 20 14 5 revision 1.0 t ypical characteristics 0 100 200 300 400 500 600 700 800 2 3 4 5 6 7 8 9 vs supply current (a) vs supply voltage (v) vs supply current vs. vs supply voltage - 40 c 125 c 25 c 0.00 0.20 0.40 0.60 0.80 1.00 1.20 1.40 0 2 4 6 8 10 12 14 16 18 20 22 turn - on time (ms) gc capacitance (nf) turn - on time vs. gc capacitance v in = 1.05v v s = 3.3v v s = 5v v s = 8v 0.00 1.00 2.00 3.00 4.00 5.00 6.00 7.00 0 2 4 6 8 10 12 14 16 18 20 22 turn - on time (ms) gc capacitance (nf) turn - on time vs. gc capacitance v in = 3.3v v s = 3.3v v s = 5v v s = 8v 0.00 2.00 4.00 6.00 8.00 10.00 12.00 14.00 0 2 4 6 8 10 12 14 16 18 20 22 turn - on time (ms) gc capacitance (nf) turn - on time vs. gc capacitance v in = 5v v s = 8v v s = 3.3v v s = 5v 0.00 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0.10 0 2 4 6 8 10 12 14 16 18 20 22 turn - off time (ms) gc capacitance (nf) turn - off time vs. gc capacitance v in = 1.05v v s = 8v v s = 3.3v v s = 5v 0.00 0.02 0.04 0.06 0.08 0.10 0.12 0 2 4 6 8 10 12 14 16 18 20 22 turn - off time (ms) gc capacitance (nf) turn - off time vs. gc capacitance v in = 3.3v v s = 3.3v v s = 5v v s = 8v 0.00 0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09 0 2 4 6 8 10 12 14 16 18 20 22 turn - off time (ms) gc capacitance (nf) turn - off time vs. gc capacitance v in = 5v v in = 3.3v v in = 5v v in = 8v 0.0 2.0 4.0 6.0 8.0 10.0 12.0 0 2 4 6 8 10 12 14 16 18 20 22 peak inrush current(a) gc capacitance (nf) initial peak inrush current (input) vs. gc capacitance v in = 1.05v, c load = 100f v s = 3.3v v s = 5v v s = 8v 0.0 5.0 10.0 15.0 20.0 25.0 30.0 35.0 0 2 4 6 8 10 12 14 16 18 20 22 peak inrush current (a) gc capacitance (nf) initial peak inrush current (input) vs. gc capacitance v in = 3.3v c load = 100f v s = 3.3v v s = 5v v s = 8v
micrel, inc. mic95410 october 30, 20 14 6 revision 1.0 typical characteristics (continued) 0.0 5.0 10.0 15.0 20.0 25.0 30.0 35.0 40.0 45.0 0 2 4 6 8 10 12 14 16 18 20 22 peak inrush current (a) gc capacitance (nf) initial peak inrush current (input) vs. gc capacitance v in = 5v c load = 100f v s = 8v v s = 5v v s = 3.3v 20.0 25.0 30.0 35.0 40.0 45.0 50.0 0 1 2 3 4 5 6 7 device temperature ( ) load current (a) device temperature (top of package) vs. load current v in = 5v, v vs = 5v 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0 2 3 4 5 6 7 8 9 r ds(on) (m ) vs supply voltage (v) r ds(on) vs. vs supply voltage 1.05v 3.3v 5v 6.6 6.7 6.8 6.9 7.0 7.1 7.2 7.3 0 1 2 3 4 5 r ds(on) (m ) v in voltage (v) r ds(on) vs. v in voltage vs = 3.3v vs = 5v
micrel, inc. mic95410 october 30, 20 14 7 revision 1.0 functional characteristics
micrel, inc. mic95410 october 30, 20 14 8 revision 1.0 functional diagram functional description the mic95410 is a non - inverting device. apply ing a logic - high signal to control input (ctl ) turns on an internal n - channel mosfet switch (q4). the gate control (gc ) output can be used to reduce the turn - on speed of the mosfet by connecting a capacitor from gc to ground. supply s upply (vs ) is rated for +2.7v to +9v. an external 4.7f capacitor (minimum) is recommended. on/off control control (ctl ) is a ttl - compatible input. ctl must be forced high or low by an external signal. a floating input may cause unpredictable operation. a high input turns on q2, which sinks the output of current source i1 , and mak es the input of the first inverter low. the inverter output becomes high , enabling the charge pump. charge pump the charge pump is enabled when ctl is logic high. the charge pump is powered from vs and consists of an oscillator and a 4x voltage multiplier . output voltage is limited to 16v by an internal zener diode. the charge pump output current raises the voltage on the gc pin and causes the internal mosfet q4 to be turned on. the gate - source voltage of q4 is internally limited by r3 and d5. the charge pum p oscillator operates from approximately 70khz to approximately 100khz depending upon the supply voltage and temperature. gate control the charge pump output i s connected directly to the gc output. the charge pump is active only when ctl is high. when ct l is low, q3 is turned on by the second inverter and discharges the gate of q4 to force it off. if ctl is high, and the voltage applied to vs drops to zero, th e gate output will be floating and unpredictable. esd protection d1 and d2 clamp positive and neg ative esd voltages. r1 isolates the gate of q2 from sudden changes on the ctl input. zener d3 also clamps esd vo ltages for the gc output. d4 protects the gate of q4 from esd on the gc pin.
micrel, inc. mic95410 october 30, 20 14 9 revision 1.0 application information turn - o n the mic95410 is turned on by setting ctl 2.0v. the ctl pin enables the mic95410 which releases the pull - down on gc and starts t he charge pump. when the charge pump is turned on, the out waveform will exhibit a two - stage rise - time. in the first stage , a hi gher drive current causes gc to rise rapidly , while in the second phase a lower drive current causes gc to rise more slowly. this is shown in figure 1 below. with a purely capacitive load c out , the current exhibits an initial peak (i peak ) during the first stage and a limiting, flattening value i charge in the second stage. figure 1 . out voltage and inrush current waveform during turn - on (in current scale is 500ma/div) a n a nalytical prediction of i peak is complicated because it involves many factors. for an estimation of i peak , and selection of the gc capacitor, the user can refer to the corresponding typical performance characteristics plots (given for c out = 100 f), and scale the values in proportion to the actual capacitive load. note that these plots do not include any additional dc loads because large load capacitances are the mos t important factor to consider in initial peak inrush current estimation. dc contributions are either negligible at very low output voltage (e.g. r esistive load) or typically activated when the out voltage has already approached its final value. the input current during the second (flattening) stage can be estimated as shown in equation 1 : gc out stage charge c c i i = 2 eq. 1 for example, if c gc = 10nf, c out = 100f (no additional dc load), i stage2 = 27a (see i gc parameter in the electrical characteristics table) then we obtain i charge = 0.27a. this calculation is in reasonable agreem ent with the measurement shown in figure 1 . note that for very low input voltages, the duration of the turn - on transition is likely to be dominated by the first stage, where the i gc current is much stronger than in the second stage. in this case, an increase of the c gc capacitance could be needed. also note that during turn - on the internal power switch can instantaneously dissipate a large amount of power due to the transition through the linear region. depending up on the instantaneous values of load current and voltage, make sure the turn - on v - i trajectory stays within the safe operating area plot shown in section power switch soa . turn - o ff the turn - off of the mic95410 is started by taking ctl to a logic low where the gc pin is pulled to gnd with a resistive mosfet switch of approximately 2k ( s ee mosfet q 3 in the functional diagram ). pulling gc to gnd will cause the power mosfet to be turned off ( s ee mosfet q4 in the functional diagram ) . further , the diode d4 b etween the out pin and the gc pin turns on and discharges out with a controlled discharge path (d4 - q3). power dissipation considerations the junction temperature (t j ) can be estimated from power dissipation, ambient temperature , and the junction - to - ambient thermal resistance ( ja ). a ja diss j t p t + = eq. 2 for steady - state condition , p diss is calculated as i in 2 r on (max) . ja is found in the operating ratings section of the datasheet. this is the value of ja measured in still air on the evaluation k it board. note that the actual ja in the final application is strongly dependent on the pcb layout , on the pcb thermal properties, as well as cooling techniques (e.g. forced convection vs. still air). therefore, the ja value given for the e valuation k it board should be used with caution when trying to estimate t j in the end user application.
micrel, inc. mic95410 october 30, 20 14 10 revision 1.0 power switch soa the safe operating area (soa) curve shown in figure 2 represents the boundary of maximum safe operating current and voltage for transient o peration. figure 2 . mic95410 power switch safe operating area e nsure that the v - i trajectory stays within recommended soa boundaries during the turn - on and turn - off transients. also note that the soa plot does not provide safe o perating limits for continuous operation and it is only applicable for transient operation. for continuous (dc) operation, the allowable power dissipation limit is dictated by the ambient temperature t a and the actual ja of the device in the end user appl ication as follows: ja a max j max diss t t p ? = ) ( ) ( eq. 3 where t j( max ) = 125 c . 0.1 1 10 100 0.1 1 10 i in (a) v in - v out (v)
micrel, inc. mic95410 october 30, 20 14 11 revision 1.0 typical application schematic bill of materials item part number manufacturer description qty. c1 c1005x5r1a475m050bc tdk ( 9 ) 4.7f, 10v, x5r, 20% size 0402 ceramic capacitor 1 grm185r61a475me11 murata ( 10 ) 4.7f, 10v, x5r, 20% size 0603 ceramic capacitor c2 c1005x5r1a105m050bb tdk 1f, 10v, x5r, 20% size 0402 ceramic capacitor 1 grm155r61a105me01 murata c3 c1005x5r1e104m050bc tdk 100nf, 25v, x5r, 20% size 0402 ceramic capacitor 1 grm155r61e104ma87 murata c4 1nf to 100nf, 10%, size 0402 ceramic capacitor ? optional ( for inrush current control ) 1 u1 MIC95410YFL micrel, inc. ( 11 ) 6.6m? r ds( on ) , 7a, 5.5v in load switch in 1.2mm 2.0mm qfn p ackage 1 notes: 9. tdk: www.global.tdk.com 10. murata: www.murata.com 11. micrel, inc.: www.micrel.com
micrel, inc. mic95410 october 30, 20 14 12 revision 1.0 pcb layout recommendations the in and out traces should be made as wide as poss ible because the main heat - sinking action will be performed by heat removal through the in/e1 and out/e2 connections on the top layer. the traces should widen up as soon as space constraints allow it. in figure 3 is a routing ex ample of top layer connections. not e that a two - layer routing is adequate for a very compact solution. in case multiple internal planes are used, it is recommended to keep internal planes as solid as possible and to extend them under the mic95410 and its vicinity (in special the in and out top traces) in order to increase vertical, then lateral, heat transfer. another method is to copy the in and out traces on the bottom layer and to stitch them through many thermal vias to the top layer s in and out connections, in particular in the immediate vicinity o f the mic95410 ic. figure 3 . top layer routing example
micrel, inc. mic95410 october 30, 20 14 13 revision 1.0 pcb layout recommendations (c ontinued) top layer mid layer 1
micrel, inc. mic95410 october 30, 20 14 14 revision 1.0 pcb layout recommendations (c ontinued) mid layer 2 bottom layer (top view)
micrel, inc. mic95410 october 30, 20 14 15 revision 1.0 package information ( 12) 10- pin f qfn (fl) note: 12. package information is correct as of the publication date. for updates and most current information, go to www.micrel.com .
micrel, inc. mic95410 october 30, 20 14 16 revision 1.0 micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944 - 0800 fax +1 (408) 474- 1000 web http://www.micrel.com micrel, inc. is a leading global manufacturer of ic solutions for the worldwide high pe rformance linear and power, lan, and timing & communications markets. the company?s products include advanced mixed - signal, analog & power semiconductors; high - performance communication, clock management, mems - based clock oscillators & crystal - less clock generators, ethernet switch es, and physical layer transceiver ics. company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive, and computer products. corporation headquarters and state - of - the - art wafer fabrication facilities are located in san jose, ca, with regional sales and support offices and advanced technology design centers situated throughout the americas, europe , and asia. addition ally , the company maintains an extensive network of distributors and reps worldwide. micrel makes no representations or warranties with respect to the accuracy or completeness of the inf ormation furnished in this data sheet. this information is not intende d as a warranty and micrel does not assume responsibility for its use. micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. no license, whether express, implied, arising by estoppel or otherwise, to a ny intellectual property rights is granted by this document. e xcept as provided in micrel?s terms and conditions of sale for such products, micrel assumes no liability whatsoever, and micrel disclaims any express or implied warranty relating to the sale an d/or use of micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright , or other intellectual property right. micrel products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant i njury to the user. a purchaser?s use or sale of micrel products for use in life support appliances, devices or systems is a purcha ser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 20 14 micrel, incorporated.

▲Up To Search▲

Price & Availability of MIC95410YFL

	To Download MIC95410YFL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .